Skip navigation
SuUB logo
DSpace logo

  • Home
  • Institutions
    • University of Bremen
    • City University of Applied Sciences
    • Bremerhaven University of Applied Sciences
  • Sign on to:
    • My Media
    • Receive email
      updates
    • Edit Account details

Citation link: https://doi.org/10.26092/elib/2300

Publisher DOI: https://doi.org/10.1109/TCAD.2021.3083682
Mahzoon-Grosse-Drechsler_RevSCA-2.0_SCA-Based_Formal_Verification_2022_accepted-version_PDF-A-2b.pdf
OpenAccess
 
copyright

RevSCA-2.0: SCA-Based Formal Verification of Nontrivial Multipliers Using Reverse Engineering and Local Vanishing Removal


File Description SizeFormat
Mahzoon-Grosse-Drechsler_RevSCA-2.0_SCA-Based_Formal_Verification_2022_accepted-version_PDF-A-2b.pdf2.25 MBAdobe PDFView/Open
Authors: Mahzoon, Alireza  
Große, Daniel  
Drechsler, Rolf  
Abstract: 
The formal verification of integer multipliers is one of the important but challenging problems in the verification community. Recently, the methods based on symbolic computer algebra (SCA) have shown very good results in comparison to all other existing proof techniques. However, when it comes to verification of huge and structurally complex multipliers, they completely fail as an explosion happens in the number of monomials. The reason for this explosion is the generation of redundant monomials known as vanishing monomials. This article introduces the SCA-based approach REVSCA-2.0 that combines reverse engineering and local vanishing removal to verify large and nontrivial multipliers. For our approach, we first come up with a theory for the origin of vanishing monomials, i.e., we prove that the gates/nodes where both outputs of half adders (HAs) converge are the origins of vanishing monomials. Then, we propose a dedicated reverse engineering technique to identify atomic blocks including HAs. The identified HAs are the basis for detecting converging cones and locally removing vanishing monomials, which finally results in a vanishing-free global backward rewriting. The efficiency of REVSCA-2.0 is demonstrated using an extensive set of multipliers with up to several million gates.
Keywords: Formal verification; Multiplier; Reverse engineering; Symbolic Computer Algebra; Vanishing monomial
Issue Date: 25-May-2021
Publisher: IEEE
Journal/Edited collection: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 
Issue: 5
Start page: 1573
End page: 1586
Volume: 41
Type: Artikel/Aufsatz
ISSN: 0278-0070
Secondary publication: yes
Document version: Postprint
DOI: 10.26092/elib/2300
URN: urn:nbn:de:gbv:46-elib69796
Faculty: Fachbereich 03: Mathematik/Informatik (FB 03) 
Appears in Collections:Forschungsdokumente

  

Page view(s)

151
checked on May 11, 2025

Download(s)

136
checked on May 11, 2025

Google ScholarTM

Check


Items in Media are protected by copyright, with all rights reserved, unless otherwise indicated.

Legal notice -Feedback -Data privacy
Media - Extension maintained and optimized by Logo 4SCIENCE