Complete Model-Based Testing Applied to the Railway Domain
File | Description | Size | Format | |
---|---|---|---|---|
00106365-1.pdf | 2.13 MB | Adobe PDF | View/Open |
Other Titles: | Komplettes Modellbasiertes Testen angewandt auf den Bahnbereich | Authors: | Hübner, Felix | Supervisor: | Peleska, Jan | 1. Expert: | Peleska, Jan | Experts: | Mousavi, Mohammad Reza | Abstract: | Testing is the most important verification technique to assert the correctness of an embedded system. Model-based testing (MBT) is a popular approach that generates test cases from models automatically. For the verification of safety-critical systems, complete MBT strategies are most promising. Complete testing strategies can guarantee that all errors of a certain kind are revealed by the generated test suite, given that the system-under-test fulfils several hypotheses. This work presents a complete testing strategy which is based on equivalence class abstraction. Using this approach, reactive systems, with a potentially infinite input domain but finitely many internal states, can be abstracted to finite-state machines. This allows for the generation of finite test suites providing completeness. However, for a system-under-test, it is hard to prove the validity of the hypotheses which justify the completeness of the applied testing strategy. Therefore, we experimentally evaluate the fault-detection capabilities of our equivalence class testing strategy in this work. We use a novel mutation-analysis strategy which introduces artificial errors to a SystemC model to mimic typical HW/SW integration errors. We provide experimental results that show the adequacy of our approach considering case studies from the railway domain (i.e., a speed-monitoring function and an interlocking-system controller) and from the automotive domain (i.e., an airbag controller). Furthermore, we present extensions to the equivalence class testing strategy. We show that a combination with randomisation and boundary-value selection is able to significantly increase the probability to detect HW/SW integration errors. |
Keywords: | MBT; Complete Testing sep ETCS; Railway Domain; Interlocking Systems; SystemC; HW/SW Integration Testing; Mutation Analysis | Issue Date: | 10-Jan-2018 | Type: | Dissertation | Secondary publication: | no | URN: | urn:nbn:de:gbv:46-00106365-15 | Institution: | Universität Bremen | Faculty: | Fachbereich 03: Mathematik/Informatik (FB 03) |
Appears in Collections: | Dissertationen |
Page view(s)
356
checked on Nov 2, 2024
Download(s)
140
checked on Nov 2, 2024
Google ScholarTM
Check
Items in Media are protected by copyright, with all rights reserved, unless otherwise indicated.